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Recently, CMOS image sensors (CIS) have been extensively used in many electronic products and industrial applications, 
such as mobile phone cameras, digital still cameras (DSC), automobiles, surveillance, robot vision, etc. The analog signal 
processors (ASP) with column-parallel ADCs, which are widely employed for high-speed, high-resolution, low-noise CIS,
have been successfully implemented and reported in the past years. On the other hand, in order to achieve low-noise and 
high-dynamic-range output for CIS, the adopted pixel readout architecture influences the required performance significantly.
The first purpose of this study is to present area-efficient low-power column ADC using hybrid architectures for 
area-efficient low-power CIS, which is expected to provide a flexible tradeoff among resolution bits, conversion time, power, 
and silicon area. The second purpose of this study is to present an analog readout architecture using the proposed forward 
noise-canceling circuitry in order to reduce the in-pixel noise and the amplifier noise, which is expected to be used in a 
high-sensitivity low-noise CIS. Chapter 2 presents a column-parallel hybrid analog-to-digital converter (ADC) architecture 
taking the advantages of both successive-approximation-register (SAR) and single-slope (SS) architectures. Figure 1. shows 
the block diagram of the proposed hybrid SAR-SS ADC architecture with N-bit for SAR ADC and M-bit for SS ADC. The 
proposed architecture achieves high conversion speed and less power consumption without requiring a high clock frequency
and a large number of capacitors. Therefore, it achieves an area-efficient low-power ADC design. Moreover, an error 
correction methodology has been proposed to calibrate capacitance mismatches in a SAR capacitor array for linearity 
improvement. An 11-bit hybrid column-parallel ADC has been implemented in a 0.18 ?m CMOS technology. The 
experimental results show it achieves the conversion time of 1.225 ?s and the power consumption of 48 ?W with a clock 
frequency of 40 MHz.
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Figure 1. Block diagram of the proposed hybrid SAR-SS ADC architecture with N-bit for SAR ADC and M-bit for SS ADC.
Chapter 3 presents a segment configuration with the proposed column-shared ADC topology and pipelined operation 
scheme, which is employed for reducing the connection points between CIS and ASP as well as the column ADC number.
Figure 2 shows the segment configuration employed for CIS and ASP. The employed segment configuration is capable of 
being applied in a conventional CIS or 3D stacked CIS. A “CIS+ASP” prototype chip using 12-bit hybrid ADCs with segment
configuration was developed in a 0.18 ?m 1P4M CMOS technology for area-efficient low-power CIS. In this CIS, a
10-segment configuration with 4-column-shared ADC topology has been used, which reduces the number of column ADCs to 
be 1/4.
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Figure 2. Segment configuration employed for CIS and ASP.
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Chapter 4 presents a column-parallel analog readout architecture for low-noise CIS, consisting of a high-gain amplifier, a 
forward noise-canceling circuitry (FNC), and S/H circuits. A FNC was proposed to provide a sharp noise-filtering, which 
effectively reduces random noise of the pixel source follower and column amplifier as well as the temporal line noise from 
power supplies and pulse lines. Figure 3 shows the block diagram of conventional and proposed analog readout architecture. In 
order to keep high-dynamic- range output, dual-gain readout chains of high-gain and low-gain were adopted. A prototype CIS 
using the readout architecture with FNC was fabricated in a 0.18 ?m CMOS technology with pinned photodiodes. The 
experimental results shows the input-referred noise of the proposed readout architecture was reduced by 24 % compared to that 
of the conventional readout architecture.
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Figure 3 (a) Block diagram of conventional analog readout architecture. (b) Block diagram of proposed analog readout 
architecture with FNC.
As a conclusion, studies in this dissertation are expected to present an area-efficient low-power column-parallel hybrid
ADC architecture and a low-noise analog readout circuitry using the proposed FNC, which can be widely used in analog or 
digital readout architecture for area-efficient, low-power, and low-noise performance.
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